BEST AVAILABLE COPY



UNITED STATES PATENT AND TRADEMARK OFFICE

I, Derek Ernest LIGHT BA, BDÜ,

translator to RWS Group Ltd, of Europa House, Marsham Way, Gerrards Cross, Buckinghamshire, England declare;

- 1. That I am a citizen of the United Kingdom of Great Britain and Northern Ireland.
- 2. That I am well acquainted with the German and English languages.
- 3. That the attached is, to the best of my knowledge and belief, a true translation into the English language of the accompanying copy of the specification filed with the application for a patent in Germany on February 28, 2001 under the number 101 09 558.9 and the official certificate attached hereto.
- 4. That I believe that all statements made herein of my own knowledge are true and that all statements made on information and belief are true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the patent application in the United States of America or any patent issuing thereon.

For and on behalf of RWS Group Ltd

The 7th day of December 2004

FEDERAL REPUBLIC OF GERMANY

[Eagle crest]

Priority Certificate for the filing of a Patent Application

File Reference:

101 09 558.9

Filing date:

28 February 2001

Applicant/Proprietor: Siemens Aktiengesellschaft, 80333 Munich/DE

Title:

Receiver-end supplementary circuit for boundary scan in data

transmission with differential signals

IPC:

G 01 R 31/3177

The attached documents are a correct and accurate reproduction of the original submission for this Application.

Munich, 29 November 2004

German Patent and Trademark Office The President

[Seal of the German Patent

pp

and Trademark Office]

[signature]

Hoiß

[rubber stamp of German Patent and Trademark Office 20]

Abstract

Receiver-end supplementary circuit for boundary scan in data transmission with differential signals

An input circuit which in the course of a boundary scan test makes an interruption in one or both signal feeds clearly detectable is proposed for integrated circuits with differential data inputs.

Figure 6





FIG Bild 5



F/G Bild 6

Description

Receiver-end supplementary circuit for boundary scan in data transmission with differential signals

5

The subject matter of the application relates to an input circuit for the detection of an interruption in a differential signal feed.

For testing the soldered connections between various 10 devices ICs (integrated circuits) on the assemblies, an operation known as boundary scan is generally used. Boundary scan (BSc) is a test logic which is integrated in the device and serves as a test aid for device and 15 assembly testing. Boundary scan has been standardized by IEEE /1/: "IEEE Standard Test Access Port and 1149.1-1990 Boundary-Scan Architecture, IEEE Std (includes IEEE Std 1149.1a-1993), of October 21, 1993, published by the IEEE Institute of Electrical Electronics Engineers, Inc., New York". The BSc 20 architecture comprises a shift register (BSc register), which is inserted between terminal pins and internal logic in such a way that in normal operation the signal is passed through an additional multiplexer.

25

Figure 1 shows the boundary scan principle and the testing connection when application lines The boundary scan input cells assembly. located between the input pins E1 to En and the core logic CL (for: Core Logic) of a device IC1 (for: 30 Integrated Circuit) and the boundary scan output cells BScOUT are located between the core logic and the output pins A1.1 to An. The BSc cells BScIN and BScOUT form the individual memory cells of the shift register. The shift register can be loaded in series via the 35 input TDI (test data in) or in parallel via the input pins E1 to En; similarly, the output data can be taken in series at the output TDO (test data out) or parallel at the outputs A1.1 to An. The testing of the

10

connections between the outputs A1.1 to An of IC1 and the inputs E1 to En of device IC2 is shown in figure 1 as an example. For this purpose, a test bit pattern is pushed in series into the shift register via the input TDI of IC1, until it appears at the BSc output cells BScOUT of IC1, then is transferred as a parallel bit pattern to IC2, taken over there by the BSc input cells BScIN and pushed out in series via the shift register of IC2 at the output TDO and then analyzed by the test system. The core logic is logically separated from the BSc register during this test.

Figure 2 shows the principle of data transmission with differential lines. The transmitting device SB with the signals that ATsends 15 output driver stage complementary to one another at the pins A1.1 and A1.2, for example a logical "1" at A1.1 and a logical "0" at The lines L1 and L2 are respectively connected at the receiver device EB by a terminating resistor RT1 and RT2, respectively, to the terminating potential 20 supplied by a voltage source UTT. which is Differential transmissions without the terminating potential are also possible, so that the resistors are connected in series and can be combined into one. Since, with the CMOS technologies mostly used today, 25 the output stages in the case of the transmitting device are generally switched current sources and are consequently high-impedance, it may however be the case that, with no link to a terminating potential, possible common-mode interferences are poorly attenuated, 30 that the variant with terminating potential is usually used for high-speed data transmissions. Such a current source supplies, for example, the current J1 at the pin A1.1, which produces a corresponding voltage drop at RT1, and draws into the pin A1.2 a current J2, which 35 produces a corresponding voltage drop at RT2. input comparator K1 detects the voltage difference over With a complementary level, the current RT1 and RT2. directions are reversed. (Note: in the case of the LVDS

10

(low voltage differential signaling) standard, described further below, J2 = J1, so that the output stage is capable of acting as a source and as a sink. In the case of the CML (current mode logic) standard, likewise described further below, the output stage is only capable of acting as a source or as a sink depending on the way in which the circuitry is set up and a current flows only in one line, while the other line is without current. The current then flows via the center tap C.)

In the case of CMOS devices, the processing of the signals takes place internally as simplex signals, i.e. each signal is assigned only one line, the level of which is related to a zero potential 15 (frame). For the transmission from device to device, however, at high data rates differential signals are usually used. To avoid encumbering the input and output circuits, which receive and generate the differential signals, with the additional logic for the boundary 20 scan, and consequently impairing the quality of the transmitted signals, during boundary scan operation the data are fed in at the transmission end as simplex signals upstream of the output driver and the data are similarly further processed at the reception end as 25 simplex signals downstream of the input buffer. This is shown in figure 3; BScOUT is the boundary scan cell output driver, BSCIN upstream οf the corresponding cell downstream of the input comparator. It is consequently not possible for both lines of a 30 differential signal to be selected separately at the evaluated separately at transmitter end and reception end and it is consequently also not possible for both connection lines on the assembly to be tested independently of each other. 35

To be able nevertheless to test both differential lines in the testing station, some additional test procedures have been used. For example, the lines concerned on the

assembly were electrically bonded with needles, onto which currents were impressed, and the voltage drop was aid with the of additional pins transmitting and/or receiving device at the input protection diodes, input resistors, etc. However, such additional test procedures cause high costs. Moreover, bonding with needles presupposes that the lines are accessible on the surface of the assembly. In the new assembly technologies, however, what are known as μ vias are used, i.e. the plated-through holes (vias) lines in different wiring planes drilled through the entire assembly, as in the past, but only between the planes in which these lines lie. Particularly lines for high-bit-rate connections are then routed only in inner, shielded planes, and, since in the case of devices for high bit rates, ball-grid array packages, in which the terminals are soldered on the underside of the device and are consequently accessible, are used likewise no longer preference, there is no longer any possible way of bonding these lines with needles.

If, in the case of a differential connection according to figure 2, one of the two lines is interrupted, for example by a hairline crack or by pins or balls that this interruption cannot soldered on, the boundary scan. This detected in is clearly more detail below on the basis of explained in functional descriptions of LVDS and CML circuits.

30

35

10

15

20

25

For high-speed electrical data transmission between devices on an assembly or via a backplane onto another assembly, various interface standards have evolved, such as ECL (emitter coupled logic), GTL (gunning transceiver logic), CML, LVDS, etc. In these standards, the voltage levels or output currents, terminating resistors and the like are respectively standardized. The output circuits of the transmitting device in this case often operate as switched current sources, which

generate at the terminating resistors a corresponding voltage swing, which in the case of these standards is generally in the range of several hundred mV.

- 5 In the case of high data rates and CMOS, use is made in particular of LVDS (low voltage differential signaling) /2/ "IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), IEEE Std 1596.3-1996, of July 31, 1996, published by the IEEE Institute of Electrical and Electronics Engineers, Inc., New York", and CML. Figure 4 shows the functional mode of LVDS, figure 5 shows the functional mode of CML.
- In the case of LVDS connections, the termination at the 15 receiver takes place by means of a 100 Ω resistor between the differential lines, this resistor often being divided into two 50 Ω resistors connected in series, and the corresponding center terminal being connected to a fixed potential (in the case of LVDS 20 1.2 V), in order to attenuate common-mode interferences on the lines (figure 4). In modern CMOS technologies, these terminating resistors are generally integrated in the device. In the case of LVDS, when sending a logical "1", current flows from the transmitter, from pin Al.1, 25 through the resistors RT1 and RT2 back to the pin A1.2 of the transmitter. The receiver detects the voltage difference at the resistors and the input buffer converts it again into logic levels. When sending a logical "0", the current direction is reversed, and 30 consequently the algebraic sign of the voltage drop at RT1 and RT2 is inverted.

Let us now assume that the line L2 is interrupted, for example by a hairline crack on the assembly or by a pin that is not soldered on. Then, in the case of a logical "1", the output current flows via RT1 to the voltage source UTT of 1.2 V. The same voltage drop as before occurs at RT1. There is no voltage drop at RT2.

10

Although the input comparator now only receives half the swing at its input, it will correctly detect the "1". In the case of a "0" at the transmitter output, the current direction is reversed and consequently the algebraic sign of the voltage drop at RT1 is inverted; RT2 is again without current. The "0" is correctly detected by the input comparator. Consequently, it cannot be detected downstream of the input comparator that one of the two differential lines is interrupted. The differential transmission is in this case reduced to a simplex transmission. At high data rates or clock frequencies, bit errors then occur because of the reduced reserve.

In the case of CML (figure 5), either one or the other 15 while the other is without line carries current, current, depending on the logic transmitting level. At the inputs E1.1 and E1.2, the differential signal lines are connected to the terminating resistors RT1 and RT2, the other terminals of which are connected to a common 20 terminating potential VTT. This terminating potential is in many cases the supply voltage VDD of the device. A lower terminating potential may also be used, for example to save power loss - in this case, terminating potential is fed in from outside via a 25 separate pin - or to bring the input receiver to an optimum operating point - in this case, the terminating potential may either be generated in the device or be separate pin. from outside via a in transmitting a logical "1", transistor M1 is turned off 30 and no voltage drop occurs at RT1. M2 is then turned on and takes over the current of the transistor connected as the current source. The voltage drop at RT2 is detected by the input comparator and converted again into a logical "1". When transmitting a logical 35 "0", M1 is turned on and takes over the current from the current source M3, so that a voltage drop occurs at RT1 and is detected by the input comparator. M2 is turned off, so that no voltage drop occurs at RT2.

Let us now assume, for example, that line L2 is again interrupted. In the case of a logical "1" at A1.1 and a "0" at A1.2, RT1 is without current, but so too is RT2, since, although M2 is turned on, the current cannot flow through RT2 because of the interrupted line. The logic level at the output of the receiving comparator then depends on its offset voltage, i.e., depending on the algebraic sign of the latter, a "0" or "1" will occur at the output. If a "1" occurs, the "1" sent is correctly detected, in spite of the interrupted line. 10 In the case of a "0" at the output Al.1, this correctly detected at the receiver, since the currentcarrying line is not interrupted. In the case of CML, is whether or not а line interruption consequently depends on the offset voltage of the input 15 comparator.

The invention is based on the problem of providing a possible way of making an interruption, even only of one connection line, clearly detectable in the case of differential connections - for example on the basis of the LVDS principle with center tapping or on the basis of the CML principle.

25 The problem is solved by an input circuit with the features of claim 1.

The invention brings about a clear detection of an interruption of one or both connection lines. Use of the circuit realizing the invention is necessary only for boundary scan operation. In the case of data transmission in normal operation, this supplementary circuit has no function and can be designed in such a way that it can be switched off, for example to save power loss.

Advantageous developments of the subjectmatter of the application are specified in the subclaims.

According to a special configuration of the invention, the terminating resistors are arranged outside the device and there are two additional current sources, which are each connected by an input terminal and by the other terminal to a positive or negative supply potential, or, alternatively, one of the two other terminals is connected to a positive supply potential and the other is connected to a negative supply potential, each of the two current sources impressing a current which is significantly lower than the currents flowing in normal operation or in a test case.

This measure does not bring about any restriction in function, but prevents floating of the comparator inputs and associated undefined logic levels at the comparator outputs in the event of the interruption of one or both differential lines.

The subject matter of the application is explained in 20 more detail below as an exemplary embodiment, to an extent required for understanding, on the basis of figures, in which:

- figure 1 shows a basic representation of the boundary scan for two devices IC1 and IC2,
- 25 figure 2 shows the principle of a data transmission with differential lines,
 - figure 3 shows a differential data transmission between CMOS devices with boundary scan,
- figure 4 shows an LVDS connection between CMOS devices,
 - figure 5 shows a CML connection between CMOS devices,
 - figure 6 shows an embodiment realizing the invention,
 - figure 7 shows a further embodiment realizing the invention,
- 35 figure 8 shows a further embodiment realizing the invention with terminating resistors outside the device,
 - figure 9 shows a further embodiment realizing the invention for LVDS technology,

- figure 10 shows a further embodiment realizing the invention, in which current flows from the center tapping C through the terminating resistors,
- 5 figure 11 shows a further embodiment realizing the invention for CML technology and
 - figure 12 shows a special embodiment realizing the invention with terminating resistors outside the device.

In the figures, the same designations denote the same elements.

Figure 6 shows a basic embodiment of the invention. In the receiving device EB there are additionally two 15 UH1 auxiliary voltage sources and UH2 comparators K2 and K3. The comparators K2 and K3 detect the voltage drop at RT1 and RT2 separately, so that the interruption of one (or else both) line(s) is detected. UH1 and UH2 prevent the input of K2 or K3 from 20 floating, and consequently the output levels YK2 and YK3, respectively, from depending on the offset voltage of the comparators, when there is a line interruption. The auxiliary voltages must, on the one hand, 25 the maximum input offset of greater than the comparators K2 and K3, so that a defined logic level occurs at the outputs of K2 and K3; on the other hand, however, they must be smaller than the minimum voltage swing which the transmitter generates at a terminating 30 resistor. In the rest state, i.e. when the transmitter is switched to high impedance, K2 and K3 respectively provide "1" at the output. Table 1 shows the respective possible combinations of transmission levels, intact or interrupted lines and corresponding output levels of the comparators K2 and K3. For the two auxiliary 35 voltages, a value of $\Delta U = 75$ mV is assumed below for each. This lies safely above the offset for CMOS comparators and safely below the minimum swing at RT1 or RT2.

State of the lines		Transmission data item at the output		Reception data item at the input		Comparator outputs		Remarks
L1	L2	A1.1	A1.2	E1.1	E1.2	YK2	YK3	
intact	intact	0	1	0	1	Ö	1	
intact	intact	1	0	1	0	1	0	
inter- rupted	intact	0	1	(ΔU) *	1	1	1	Fault on L1 detected
inter- rupted	intact	1	0	(ΔU) *	0	1	0	
intact	inter- rupted	0	1	0	(ΔU) *	0	1	
intact	inter- rupted	1	0	0	(ΔU) *	1	1	Fault on L2 detected
inter- rupted	inter- rupted	0	1	(ΔU) *	(ΔU) *	1	1	Fault on L1 detected
inter- rupted	inter- rupted	1	0	(ΔU) *	(ΔU) *	1	1	Fault on L2 detected

*(ΔU) is the value of the auxiliary voltages UH1 and UH2.

Table 1

5

10

Table 1 reveals that, with the circuit according to the invention, interruptions of one or both differential lines are clearly detected, a logical "1" being present at each of both comparator outputs YK2 and YK3 when there is at least one line interruption.

Figure 7 shows a variant of the supplementary circuit according to the invention, which manages with one

auxiliary voltage UH, which is then in series with the interconnected inputs of K2 and K3. In the case of CMOS, it is difficult to set up circuitry for such auxiliary voltage sources. By contrast, current sources can be set up well, so that an auxiliary voltage is 5 expediently generated by means of a current source and a resistor. Since the terminating resistors are already present, they can be advantageously used for this purpose. Figure 8 shows one possible way of realizing this. There are two current sources, which impress 10 through the terminating resistors (here assumed to be of the same size) currents J1 with respect to the supply potential orframe, whereby negative are produced directly at auxiliary voltages resistors. Current sources which are connected to a 15 positive supply potential and impress currents J1 in the reverse direction, so that the algebraic sign of the auxiliary voltages is inverted, can also be used. Similarly, one current source can impress a positive current onto one terminating resistor, the other a 20 negative current onto the other terminating resistor. If appropriate, the inverting input and noninverting input are then to be correspondingly changed over for comparator K2 and K3, respectively.

25

30

35

So far it has been assumed that the terminating resistors were integrated in the device. However, the circuit according to the invention is not restricted to this, but can also be used when the terminating resistors are located outside the device. By analogy with figure 8, when there is an interruption between the external resistor and the input circuit, for example because of a pin that is not soldered on, the inputs of the comparators K2 and K3 are then pulled by the current sources to a defined potential and floating of the inputs is prevented.

Exemplary embodiments of the supplementary circuit according to the invention are given below in the case of LVDS and CML.

An exemplary embodiment of the supplementary circuit 5 according to the invention for the LVDS case is shown in figure 9. At the inputs E1.1 and E1.2 there are the terminating resistors RT1 and RT2, the other terminals of which are interconnected and connected via pin C to 10 the external 1.2 V voltage source. The comparator K1 is the LVDS input comparator. The comparators K2 and K3, the transistors M1 to M5 and the current source IREF form the supplementary circuit for the boundary scan case. Furthermore, there are two boundary scan cells 15 BSc-Z1 and BSc-Z2, which belong to the normal boundary scan register. In the boundary scan case, the current is mirrored via the transistor M1 onto M2 and M4 from the current source IREF, which generates a reference current. M1, M2 and M4 form what is known as a current 20 mirror. The mode of operation of a current mirror and the generation of a reference current are explained variously in the literature, for example /3/ "Paul R. Gray, Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", John Wiley & Sons, New York, 1984". The current flow through M2 and M4 is intended 25 to be about 1.5 mA in each case, so that a voltage drop of about 75 mV respectively occurs at RT1 and RT2 (1.5 mA * 50 Ω = 75 mV). This can be achieved by the size of IREF and corresponding dimensioning of M1, M2 and M4. In a special embodiment, the auxiliary voltages at RT1 30 and RT2 are generated by current sources which pull a the terminal C to GND, as already from represented in principle in figure 8. Figure 10 shows a circuit according to the invention. Then, n-channel transistors have to be correspondingly used instead of 35 p-channel transistors. As a result, however, only the current directions are reversed, the function remains the same. It should further be noted that, because of the reversed current directions, in the event of a line

interruption the corresponding output signal YK2 or YK3 is in this case reversed in comparison with table 1, that is to say there is a fault if both outputs provide a logical "0". The signal JTAG_MODE in figures 9 and 10 5 is to be provided by what is known as the controller, which is a component part of the boundary scan logic /1/. In the boundary scan case, this signal is intended to be logical "1", so that M4 and M5 are turned on and the supplementary circuit is activated. In normal operation, JTAG_MODE is logical 10 transistors M4 and M5 are then consequently turned off. To save power loss, the comparators K2 and K3 and the current source IREF may also be switched off in normal operation. M4 and M5 and K2 and K3 can be dimensioned with small transistor widths, so that the additional 15 capacitance at the inputs remains small in comparison with the overall capacitance of the package, pads, input-protection-diode protective structures comparator K1, so that the cut-off frequency is not appreciably reduced. Table 1 likewise applies to the 20 LVDS case.

If the terminating resistors are located outside the device, the current sources with M2 to M5 prevent the 25 inputs of the comparators K2 and K3, which connected to E1.1 and E1.2, respectively, from floating there is an interruption between the external terminating resistor and the input circuit, for example because of a pin E1.1 or E1.2 that is not soldered on. If it is necessary that, when there is an interruption 30 of both lines, comparator K1 also emits a defined level to the core logic, it can be detected by an additional monitoring circuit that both inputs are at negative or positive supply voltage - depending on the polarity of the current sources - and, as a consequence, that a 35 defined level are passed on. This corresponds to the prior art and is not explained any further.

10

An exemplary embodiment of the supplementary circuit according to the invention for the CML case is shown in figure 11. It corresponds to the variant from figure 7. The comparator K1 is the CML input comparator. The comparators K2 and K3, the transistors M1, M2 and M3, the reference current source IREF and an additional reference resistor RREF form the supplementary circuit for the boundary scan case. Furthermore, there are two boundary scan cells BSc-Z1 and BScZ2, which belong to the normal boundary scan register. In normal operation, the signal JTAG_MODE is logical "0"; consequently, M3 is turned off.

In the boundary scan case, JTAG_MODE is logical "1" and the current is mirrored via the transistor M1 onto M2 15 from the current source IREF. The current flow through M2 and M3 is chosen such that a voltage drop of approximately 75 mV occurs at RREF, that is to say for example J(M2) = 150 μA and RREF = 500 Ω . The same as already described above applies for the voltage drop 20 and the measures for saving power loss. Table 2 shows the respective possible combinations of transmission levels, intact or interrupted lines and corresponding output levels of the comparators K2 and K3; the logical 25 function corresponds to that of table 1, only the height of the levels in column E1.1 and E1.2 is different.

State of the lines		Transmission data item at the output		Reception data item at the input		Comparator		Remarks
L1	L2	A1.1	A1.2	E1.1	E1.2	YK2	YK3	
intact	intact	0	1	0	1	0	1	
intact	intact	1	0	1	0	1	0	
inter- rupted	intact	0	1	1	1	1	1	Fault on L1 detected
inter- rupted	intact	1	0	1	0	1	0	
intact	inter- rupted	0	1	0	1	0	1	
intact	inter- rupted	1	0	1	1	1	1	Fault on L2 detected
inter- rupted	inter- rupted	0 .	1	1	1	1	1	Fault on L1 detected
inter- rupted	inter- rupted	1	0	1	1	1	1	Fault on L2 detected

Table 2

- 5 Table 2 reveals that, with the circuit according to the invention, interruptions of one or both differential lines are clearly detected for the CML case too, a logical "1" being present at each of both comparator outputs YK2 and YK3 when there is at least one line interruption.
- If the terminating resistors RT1, RT2 are located outside the device, in the event of an interruption at E1.1 or E1.2 the noninverting input of comparator K2 or K3 is floating if there is an interruption between the

external terminating resistor and the input circuit, for example because of a pin El.1 or El.2 that is not soldered on. Figure 12 shows a circuit extension with the transistors M4 to M7, which prevents this. M4 to M7 form two additional current sources, which are to be dimensioned such that they generate only current of a few µA, so that, although floating of the comparator inputs is avoided for the case in which function there is an interruption, the influenced. Because of the small current, the turn-off transistors M5 and M7 can be dimensioned to be very small, so that in normal operation only a minimal capacitance is effective at the input, which only insignificantly influences the transmission speed.

15

20

30

10

5

According to a special configuration of the invention, an auxiliary voltage in relation to the terminating potential can be generated by a current source which is connected to one end of a resistor and the other end of which lies at the terminating potential, this auxiliary voltage being passed to the interconnected inverting (or noninverting) inputs of the two comparators, while the respective noninverting (or inverting) input of a comparator is connected to the input line assigned to it.

25 it.

According to a special configuration of the invention, the current sources is set up with n-channel transistors (in the case of CMOS technology) or npn transistors (in the case of bipolar technology), a current flow from the terminating potential to the negative supply potential (frame or ground) being brought about at each of the terminating resistors.

According to a special configuration of the invention, the current source is set up with p-channel transistors (in the case of CMOS technology) or pnp transistors (in the case of bipolar technology), a current flow from the positive supply potential to the terminating

potential being brought about at each of the terminating resistors.

Patent claims

- An input circuit for the detection of an interruption in a differential signal feed, in which
 - differential data signals are fed to a pair of input terminals (E1.1, E1.2),
 - the two input terminals are connected to the two inputs of a data comparator (K1) for generating the data,

characterized in that

- each of the two input terminals is connected in each case to a comparator (K2, K3),
- the comparators can in each case have an auxiliary voltage applied to them on the input side,
 - the signals at the outputs of the comparators can be evaluated in such a way that an interruption of at least one of the signal feeds is detected.

20

5

10

15

- 2. The input circuit as claimed in one of the preceding claims, characterized in that the input circuit is arranged in an integrated circuit (IC2).
- 25 3. The input circuit as claimed in one of the preceding claims, characterized in that the input terminals are in each case connected via a resistor (RT1, RT2) to a terminating potential (UTT, VDD).
- 30 4. The input circuit as claimed in claim 3, characterized in that there is at least one current source, which bring about the auxiliary voltages at the resistors.
- 35 5. The input circuit as claimed in one of the claims, characterized in preceding auxiliary voltage is greater than the maximum input offset of the comparator and smaller

minimum voltage swing brought about by the data signal.

- 6. The input circuit as claimed in claims 2 to 5, characterized in that the resistors (RT1, RT2) are arranged in the integrated circuit (IC2).
- 7. The input circuit as claimed in claims 2 to 6, characterized in that the resistors (RT1, RT2) are able to be arranged outside the integrated circuit (IC2).
- 8. input circuit as claimed in claim 7, are characterized in that there two current 15 sources, which are each connected by the one terminal to the input terminal and by the other terminal to a supply potential and in that each of the two current sources impresses a current which is significantly lower than the currents flowing in 20 normal operation or in a test case.
 - 9. The input circuit as claimed in one of the preceding claims, characterized in that the outputs of the comparators are respectively connected to a boundary scan cell (BSc-Z1, BSc-Z2) of a boundary scan shift register.
- 10. The input circuit as claimed in one of the preceding claims, characterized in that the input circuit is able to be switched off.






FIG Dild 1




Bild 2 F/G






FIG Bild 3




FIG Bild 4






FIG Bild 5






FIG Bild 6





F16 Bild 7



≠1G Bild 8






Figure 9






Figure 10






Figure 11






Figure 12

F19 12

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.